

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

ATTY. DOCKET NO. RA043D2DC	SERIAL NUMBER 09/545,648
APPLICANT(S) FARM	WALD ET AL.
FILING DATE April 10, 2000	GROUP ART UNIT

**U.S. PATENT DOCUMENTS** 

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
A)	4,445,204	04/24/84	Nishiguchi		1	
M	4,821,226	04/11/89	Christopher et al.		J	
(D)	4,882,712	11/21/89	Ohno et. al.		)	
BA	4,951,251	08/21/90	Yamaguchi et al.		ſ	
MSON	4,928,265	5 12/29/970	Higuch. Boighterat		_	
M	5,107,465	04/21/92	Fung et al.		-	

**FOREIGN PATENT DOCUMENTS** 

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSL YES/	
	·						

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

_		The state of the s
	MA i	T.L. Jeremiah et. al., "SYNCHRONOUS PACKET SWITCHING MEMORY AND I/O CHANNEL," IBM Tech. Disc. Bul,.
ı	1/4 1	Vol. 24, No. 10, pp. 4986-4987 (Mar. 1982)
	1 M. 2	L. R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, vol. 18 No. 5,
l	MUZ	pp. 562-567 (Oct. 1983)
	ON 3	A. Yuen et. al., "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits,
Į	·DN 7	vol. 24 No. 1, pp. 57-61 (Feb. 1989)

EXAMINER GLUN SALE	DATE CONSIDERED 9/6/2005

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

Q1, - Cig	PTO-1449 (Modified)	1 6	TTY. DOCKET NO. P043D2DC	SERIAL NUMBER 09/545,648
ונה משורו אוני	J.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	' A	PPLICANT(S) FARM	/IWALD ET AL.
TRADEMENT INF	ORMATION DISCLOSURE STATEMENT BY APPLICANT	FI	LING DATE April 10, 2000	GROUP ART UNIT

			U.S.	PAIENI DOCUMENIS			
\	EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
K,	W GN	b 4,206,833	04/27/93	Lee		{	
•	M	4,953,128	08/28/90	Kawai et al.		•	
	M	5,140,688	08/18/92	White et al.		1	
	Dr	5,018,111	05/21/91	Madland		(	
	B)	4,845,664	07/04/89	Aichelmann, Jr. et al.		ſ	
	AN	4,734,880	03/29/88	Collins		1	

EXAMINER NUMBER DATE COUNTRY CLASS CLASS TRANSLATION YES/NO.

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

D.T. Wong et. al., "An 11-ns 8Kx18 CMOS Static RAM with 0.5-µm Devices", 1EEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1095-1103 (Oct. 1988)

T. Williams et. al., "An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation", 1EEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1085-1094 (Oct. 1988)

D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)

F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, 1L, USA; 15-17 Sept. 1987

K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)

K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)

F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)

M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference

D. Wendell et. al. "A 3.5ns, 2Kx9 Self Timed SRAM", 1990 IEEE Symposium on VLS1 Circuits (Feb 1990)

EXAMINER (	lum	Lun	DATE CONSIDERED	9/6/2000
	•	• •	•	

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.



PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

PATENT AND DISCLOSURE STATEMENT BY APPLICANT

		VΙ
ATTY. DOCKET NO. P043D2DC	SERIAL NUMBER 09/545,648	
APPLICANT(S) FARMW	'ALD ET AL.	
FILING DATE April 10, 2000	GROUP ART UNIT	

**U.S. PATENT DOCUMENTS** 

		0.0.	PATEINI DOCUMENTO			
EXAMINER INITIALS	DOCUMENT NUMBER	DATÉ	NAME	CLASS	SUB CLASS	FILING DATE
M	4,183,095	01/08/80	Ward	-	)	
-\$\tag{1}	4,975,872	12/04/90	Zaiki		J	
151	5,016,226	05/14/91	Hiwada et al.		ļ	
BA	4,853,896	08/01/89	Yamaguchi .		j	
10n	4,747,079	05/24/88	Yamaguchi	-	J	
M	4,945,516	07/31/90	Kashiyama			

**FOREIGN PATENT DOCUMENTS** 

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	 COUNTRY	CLASS	SUB CLASS	C	SLATI ON /NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

S. Watanabe et. al., "AN Experimental 16-Mbit CMOS DRAM Chip with a 100-MHz Serial READ/WRITE Mode", IEEE Journal of Solid State Circuits, vol. 24 No. 3, pp. 763-770 (June 1982)

K. Numata et. al. "New Nibbled-Page Architecture for High Density DRAM's", IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904 (Aug. 1989)


H. L. Kalter et al. "A 50-ns 16Mb DRAM with a 10-ns Data Rate and On-Chip ECC" IEEE Journal of Solid State Circuits, vol. 25 No. 5, pp. 1118-1128 (Oct 1990)

J. Sonntag et al. "A Monolithic CMOS 10MHz DPLL for Burst-Mode Data Retiming", IEEE International Solid State Circuits Conference (ISSCC) February 16, 1990

EXAMINER Glun Aum DATE CONSIDERED 9/6/2008
--

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

<u>`</u>.



U.S. PATENT DOCUMENTS									
EXAMINER INITIALS	DOCUMENT . NUMBER	DATE	NAME	CLASS	SUB CLASS.	FILING DATE			
M	4,649,511	03/10/97	Gdula		1				
15 M	4,860,198	08/22/89	Takenaka		)				
M	3,969,706	07/13/76	Proebsting et al.		)				
M	4,766,536	08/23/88	Wilson, Jr. et al.	-	)				
M	4,998,262	03/05/91	Wiggers		)				
ZN	4,757,473	07/12/88	Kurihara et al.	)	1				
M	4,792,926	12/20/88	Roberts		(				
M	4,811,202	03/07/89	Schabowski		ſ				
M	5,034,917	07/23/91	Bland et al.						
M	5,301,278	04/05/94	Bowater et al.		_				
M	5,153,856	10/06/92	Takahashi		-	×			
DA	4,845,670	07/04/89	Nishimoto et al.		_				

**FOREIGN PATENT DOCUMENTS** 

	EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
$\left[ \right]$	gA	0 276 871 🎣	03/08/88	-DETREBITI EPY	( /	1	

			OTHER DOCOMENTS (Including Admor, tine, Date, Perimetri Pages, Etc.)
	PA	į	M. Horowitz et. al., "MIPS-X: A 20-MIPS Peak 32-bit Microprocessor with On-Chip Cache", IEEE Journal of Solid State
الرائح الم		17	Circuits, vol. 22 No. 5, pp. 790-799 (Oct. 1987) ✓ 💪
1.7	lon	.0	R. L. Schmidt, "A memory Control Chip for Formatting Data into Blocks Suitable for Video Coding Applications", IEEE
V		18	Transactions on Circuits And Systems, vol. 36 No. 10, pp. 1275-1280 (Oct 1989)   ✓ •
1	100		L. R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, vol. SC-18 No. y
J.	1 gm	15	5, pp. 561-567 (Oct. 1983) ✓ •
V	(m)	าง	A. L. Yuen, "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits, vol.
1		<i>y</i>	24 No. 1, pp. 57-61 (Oct. 1989)

EXAMINER	Glenn Aune	DATE CONSIDERED	2/6/2020
	V . 2 .		
FXAMINED: Ini	tial citation if reference was cansidered. Di	raw line through citation	if not in conformance to MPEP 600

and nat cansidered. Include capy of this farm with next cammunication to applicant.

5	a.f	_
Э.	or	n

		<del> </del>		<del></del>			3 01 (
		PTO-1449 (Modified	) 7	ATTY, DOCKET NO. P043D2DC	SERIAL N	UMBER 09/545,64	48
OIPE	DATEN	EPARTMENT OF CON NT AND TRADEMARK	OFFICE	APPLICANT(S) FARMWALD ET AL.			
MAY 17	THE TORM	ATION DISCLOSURE S BY APPLICANT	TATEMENT	FILING DATE April 10, 2000	GROUP A		181
TRAD	EMBE			U.S. PATENT DOCUMENTS			
	EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	M	4,685,088	08/04/87	lannucci		_	
	M	4,509,142	04/02/85	Childers			
	MA	5,051,889	09/24/91	Fung et al.		_	
	M	5,361,277	11/01/94	Grover			
	M	4,954,987	09/04/90	Auvinen et al.			0
	MA	4,570,220	02/11/86	Tetrick et al.		_	
	MX	4,247,817	01/27/81	Heller		_	
	<i>D</i> 1	4,519,034	05/21/85	Smith et al.			
	M	3,691,534	09/12/72	Varadi et al.		_	
	AN	4,920,486	04/24/90	Nielsen		~	
	APA	. 4,263,650	04/21/81	Bennett et al.		_	
	,		FO	REIGN PATENT DOCUMENTS			
	EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	Translation Yes/No
	10h	0 276 871	03/08/88	DE FREBIT	_	-	1
		OTHER DO	cluding Author, Title, Date, Pertinent	Pages, Etc.)			
	PDIZI		mory Chip Organ	nizations For Improved Reliability In Virtua		M Technical	Bulletin vol.
	V BA 22			et Performance Gains", High Performance	Systems, pp. 71-	77 (Sept. 89)	
	1/24 23	N. Margulis, "Single C	Chip CPU Eases S	Single Chip System Design", High Perform	nance Systems, pr	o. 34-44 (Sep	t. 89)
	1 24 24	F.Nart, "Multiple Chip	s Speed CPU Su	bsystems", High Performance Systems, pp	. 46-55 (Sept. 89)		$\overline{J}$
	DA 25		8Kx18 CMOS S	Static RAM with 0.5-um Devices", IEEE Jo		•	vol. 23, No.
~	J 100 26	-		rectory Schemes for Cache Coherence", IE	EE, pp. 280-289,	1988	V

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

DATE CONSIDERED

EXAMINER



								6 of 6
		PTO-1449 (Modified	4	ATTY.	DOCKET NO. RA043D2DC	SERIAL N	UMBER 09/545,64	48
		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE  INFORMATION DISCLOSURE STATEMENT BY APPLICANT			APPLICANT(S) FARMWALD ET AL.			
OTP E	INFORMA				DATE April 10, 2000	GROUP	GROUP ART UNIT	
MAY , .	, H		ι	J.S. PATEI	NT DOCUMENTS			
C& TRADE	EXAMINER INITIALS	DOCUMENT NUMBER	DATE		NAME	CLASS	SUB CLASS	FILING DATE
	- AV	4,719,602	01/12/88		Hag et al.			
	M	5,023,488	06/11/91		Gunning			
	M	4,754,433	06/28/88		Chin et al.			
	DX.	3,771,:145	11/06/73		Wiener			
	MA.	5,021,985	06/04/91	•	Hu et al.			
			FOR	DREIGN PATENT DOCUMENTS				
	EXAMINER INITIAL	DOCUMENT NUMBER	DATE	,	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
					uthor, Title, Date, Pertine			
1	MA	T. L. Jeremiah, "SYNO Bulletin vol. 24 No. 10			ET SWITCHING MEMORY 32)	Y AND I/O CHANN	EL", IBM To	echnical
	MM 28			cophisticated Transactions", High Performance Systems, pp. 90-94 (Sept. 89)  LAM Controller for Microcomputer Systems with Dual Port Memory and Error al of Solid State Circuits, vol. SC-18, No. 2, pp. 164-172 (April 1983)				
	104 29							
	JBM 30	D. Wendell et al., "A 3	.5ns Self Timed S	SRAM", II	EEE 1990 Symposium on Vi	LS1 Circuits pp. 49-	50 🗸	
•	MA 31	J. Chun et al., "A pipe	lined 650 MHz Ga	aAs 8K RO	OM with Translation Logic"	IEEE 1990 GaAs IC	Symposium	, pp 139-142
	19 32	A. L. Yuen, "A 32K A 24 No. 1, pp. 57-61 (C		RAM Usi	ng a Two-Transistor Basic (	Cell", IEEE Journal	of Solid State	Circuits, vol.
	EXAMINER	Slenn du	m		DATE CONSIDERED	9/6/20	හ <u>ත</u>	

EXAMINER: Initial citation if reference was considered. Drow line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.



ATTY. DOCKET NO. RA043D2DC SERIAL NUMBER 09/545

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICANT(S)

7

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE April 10, 2000 GROUP ART UNIT 2781

TIE	PATENT	DOCI	IMPERITO
	FAIRNE	174 PL . 4	

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE		
M	4,630,193	Dec. 16, 1986	Kris	_	1			
M	4,710,904	Dec. 1, 1987	Suzuki		ſ			
ON.	4,739,502	Apr. 19, 1988	Nozaki		J			
Dn	4,905,201	Feb. 27, 1990	Ohira et al.		1			

## FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

(M) 23	European Search Report for EPO Patent Application No. 00 10 0018						
M 34	European Search Report for EPO Patent Application No. 00 10 822						
•							
•							

EXAMINER Glum	Lune	DATE CONSIDERED	7/6/2000
---------------	------	-----------------	----------

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. RA043D2DC SERIAL NUMBER WED

APPLICANT(S)

ARMWALD ET AL. III 31 2000

INFORMATION DISCLOSURE STATEMENT
BY APPLICANT

FILING DATE April 10, 2000 GROTIEGH GENTER 2700

781

U.S. PATENT DOCUMENTS

		0.0	TITLE OF BOOCHELING			
ABENMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
es e	4,330,852	May 18, 1982	Redwine et al.		ſ	
M	4,703,418	Oct. 27, 1987	James		1	
M	4,785,394	Nov. 15, 1988	Fischer		/	
8PA	4,726,021	Feb. 16, 1988	Horiguchi et al.		/	
BA	4,870,562	Sept. 26, 1989	Kimoto et al.		_	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS		LATION S/NO
M	S56-82961	July.7, 1981	Japan			YES	
Ø.	S57-14922	Jan. 26, 1982	Japan		-	YES	
_ 2X	Sho 60-80193	May 8, 1983	Japan		_	YES	
101	Sho 60-55459	Mar. 30, 1985	Japan			YES	
ØX	S61-72350	April 14, 1986	. Japan		_	YES	
M	S63-142445	June 14, 1988	Japan		1	YES	
PM	B63-46864	Sept. 19, 1988	Japan		,	YES	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	S64-29951	Jan. 31, 1989	Japan		-	YES	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

OA	Watanabe, T.; "Session XIX: High Density SRAMS"; IEEE International Solid State Circuits Conference pp. 266-267 (1987)
M	Ohno, C.; "Self-Timed RAM: STRAM"; Fujitsu Sci. TechJ., 24, 4, pp 293-300 (Dec. 1988)
Sp	"Fast Packet Bus for Microprocessor Systems with Caches", IBM Technical Disclosure Bulletin, pp.279-282 (Jan 1989)
MA	Gustavson, D. "Scalable Coherent Interface"; Invited Paper, COMPCON Spring '89, San Francisco, CA; IEEE, pp. 536-538 (Feb 27-Mar 3, 1989)
BA	James, D.; "Scalable I/O Architecture for Busses"; IEEE, pp. 539-544 (April 1989)

EXAMINER (

1 Anne

DATE CONSIDERED

9/6/202

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.



SERIAL NUMBER E 09/545,648 PTO-1449 (Modified) ATTY. DOCKET NO. RA043D2DC U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE JUL 31 APPLICANT(S) FARMWALD ET AL. TECH CENTER 2700 BY APPLICANT FILING DATE **GROUP ART UNIT** April 10, 2000

ET.		U.S. PATENT DOCUMENTS					
TRAI	MINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	A)A	4,205,373	May 27, 1980	Shah et al.			
	M	4,845,670	Jul. 4, 1989	Nishimoto et al. つく		-	
	MA	4,509,142	Apr. 2, 1985	Childers 05l		1	
	/px	4,183,095	Jan. 8, 1980	Ward OS		•	
	MA	4,685,088	Aug. 4, 1987	lanucci $Q  extstyle Q$		1	

FOREIGN PATENT DOCUMENTS

EXAMINER INJTIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	ISLATION ES/NO
<i>y</i> ?	0 246 767	April 28, 1987	EPO			
M	0 334 552	Mar. 16, 1989	EPO .	-	-	
8A	0 276 871	Jan. 29, 1988	EPO		-	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

M	European Search Report for EPO Patent Application No. 00 101 1832
gu	European Search Report for EPO Patent Application No. 89 30 2613
My	Z. Amitai, "New System Architectures for DRAM Control and Error Correction", Monolithic Memories Inc., Electro/87 and Mini/Mico Northeast: Focusing on the OEM Conference Record, pp. 1132, 4/31-3, (April 1987)
SM	N. Siddique, "100-MHz DRAM Controller Sparks Multiprocessor Designs", Electronic Design, pp. 138-141, (Sept 1986)
BA	H. Kuriyama et al., "A 4-Mbit CMOS SRAM WITH 8-NS SERIAL ACCESS TIME", IEEE Symposium On VLSI Circuits Digest Of Technical Papers, pp. 51-52, (June 1990)
1919	J. Chun ct al., "A 1.2ns GaAs 4K Read Only Memory", IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 83-86, (Nov. 1988)
193	A. Fielder et al., "A 3 NS 1K X 4 STATIC SELF-TIMED GaAs RAM", IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 67-70, (Nov. 1988)
AM	JEDEC Standard No. 21C

EXAMINER	Glenn	Anne	DATE CONSIDERED	9/6/20020
				· · - · · · · · · · · · · · · · · ·

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.